


FIG. 1 is a block diagram of a precision reduction system 100. The system 100 includes a data input block 110, a precision reduction block 130, and a data output block 120. The data input block 110 provides an input signal Z to the precision reduction block 130. The precision reduction block 130 includes a summing junction 150 and an error generator block 140. The error generator block 140 generates an error signal e, which is fed into the summing junction 150. The summing junction 150 also receives the input signal Z from the data input block 110. The output of the summing junction 150 is fed into the data output block 120, which produces the output signal  $\hat{Z}$ .



**FIG. 1**




FIG. 2A

FIG. 2A is a block diagram of a floating-point number Y. The number Y is represented by a register 250 containing bits b<sub>7</sub>, b<sub>6</sub>, b<sub>5</sub>, b<sub>4</sub>, b<sub>3</sub>, b<sub>2</sub>, b<sub>1</sub>, and b<sub>0</sub>. The bits b<sub>7</sub> through b<sub>4</sub> represent the mantissa, and the bits b<sub>3</sub> through b<sub>0</sub> represent the exponent. The register 250 is labeled 250.








FIG. 2B




**FIG. 3**




**FIG. 4**



**FIG. 5**




**FIG. 6**




**FIG. 7**





**FIG. 8**




**FIG. 9**







**FIG. 11**



**FIG. 12**



**FIG. 13**



**FIG. 14**

FIG. 15 is a block diagram of a digital signal processor (DSP) 1500. The DSP 1500 is configured to perform a rounding operation on a digital signal X. The signal X is represented as a sequence of bits:  $s_1, n_{21}, n_{11}, n_{01}, a_5, a_4, a_3, a_2, a_1, a_0$ . The DSP 1500 includes a signal input device 1510, a comparator 1520, a bias generator 1535, an adder 1533, a multiplexer (MUX) 1532, a bias control 1550, and a signal output device 1545. The DSP 1500 also includes a feedback loop with a feedback filter  $f_t$  and a feedback delay element  $f_0$  to  $f_5$ . The DSP 1500 is configured to perform a rounding operation on the signal X, resulting in a rounded signal  $\hat{X}$ . The rounded signal  $\hat{X}$  is represented as a sequence of bits:  $s_0, n_{20}, n_{10}, n_{00}, b_2, b_1, b_0$ . The DSP 1500 is configured to perform a rounding operation on the signal X, resulting in a rounded signal  $\hat{X}$ . The rounded signal  $\hat{X}$  is represented as a sequence of bits:  $s_0, n_{20}, n_{10}, n_{00}, b_2, b_1, b_0$ .





FIG. 15





$$p_3 < p_1 + p_2$$

**FIG. 16**




FIG. 17